 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| BCM5700 PRODUCT (R) Brief OF BENEFITS BCM5700 PCI-X 10/100/1000BASE-T CONTROLLER BCM5700 FEATURES SUMMARY * 10/100/1000 Mbps tri-speed media access controller (MAC) with wire speed performance at all rates Support for PCI v2.2, 32/64-bit, 33/66 MHz, and PCI-X v1.0 * 32/64-bit, 66/133-MHz bus interfaces * 96 KB ultra-deep packet buffer with support for up to 16 MB externally * Support for IEEE 802.3, 802.3u, 802.3z, and 802.3ab standards * MII/GMII and TBI (SerDes style) transceiver interfaces features include: TCP/UDP/IP * Advanced CPU offload segmentation, 9 KB jumbo frame checksum offload, TCP * Dual high-speed CPUs PC99 compliant: support for ACPI ver * MicrosoftPXE version 2.0, and statistics for SNMP 1.1a, Wake on LAN, MIB II, (R) * Features wire speed operation at all speeds. ideal for new high-speed network interface * The BCM5700 is LAN on Motherboard (LOM) applications, cards (NIC) and the and PCI-X enables * Support for both run PCI 2.2PCI-based orstandardsystems. the BCM5700 to in any PCI-X packet buffer allows the * The ultra-deep on-chipand receive at high speedsBCM5700 to continuously transmit in systems while maintaining backward compatibility with today's networks. * where the PCI/PCI-X bus is shared with other devices. On-chip CPUs perform advanced functions and allow the BCM5700 to evolve with new standards. The CPUs also provide advanced packet parsing capabilities, making the BCM5700 an OSI L4 protocol aware device, providing many advanced features and offloads. * * VLAN tagging (IEEE 802.3q) * Flow control (IEEE 802.3x) * Link aggregation (IEEE802.3ad) * Multiple power modes with programmable low power operation Low power design - 3.3 V/1.8 V, 0.18 m CMOS * * 5V tolerant PCI I/Os * 388-pin PBGA package Ethernet-like MIB, and Ethernet MIB (802.3z, Clause 30) Layer 2 priority encoding (802.3p) (up to 16 priority queues) features promote * Advanced offloadCPU utilization. high throughput, while minimizing host * Combined with the BCM5401 and newer BroadcomACPI10/100/1000BASE-T PHYs, the BCM5700 supports compliant Wake on LAN implementations. manageability features enable NIC * Additionalcomply with relevant manageability and LOM for designs to standards power operation--0.18 m advanced * Provides lowcombined with programmable power process technology, management. server and desktop applications. BCM5700 10/100/1000 PCI-X NIC Reference Design BCM5700 OVERVIEW Receive GMII Receive MAC 128 FIFO Rule Check 96 KB Packet Buffer Memory Queue Memory Registers Statistics Frame Buffer Manager Transmit GMII Transmit MAC 128 FIFO Memory Arbiter Receive DMA ScratchPad Memory Boot Processor Transmit DMA Boot ROM TX Processor Ring Controllers Host Coalescing Queue Mangement SSRAM Control EEPROM Control Send BD RING Receive BD RING DMA Descriptor Config 512 FIFO PCI/ PCI-X 512 FIFO PCI/PCI-X Bus ScratchPad Memory PLL LED Control 125 MHz Clock LED Signals SSRAM Interface EEPROM Interface The BCM5700 is a high-performance 10/100/1000BASE-T Ethernet LAN controller optimized for NIC and LOM applications. The BCM5700 is a highly-integrated solution combining 10/100/1000BASE-T IEEE 802.3 compliant media access controller (MAC), PCI and PCI-X bus interfaces, and on-chip buffer memory in a single device. The BCM5700 is fabricated in a low voltage 1.8V CMOS process, providing a low-power system solution. Combine the BCM5700 with the BCM5401 (or later) single-chip Gigabit Ethernet transceiver to achieve a complete NIC or LOM solution for 10/100/1000BASE-T Ethernet. The BCM5700 includes a 10/100/1000 Mbps Ethernet MAC with full/half-duplex capability at all speeds. The MAC interacts with the external transciever via the GMII in 1000BASE-T mode, the MII in 10/100BASE-T mode, and the TBI serial interface in 1000BASE-SX/1000BASE-FX mode. Support for the following 802.3 packet tagging functions is featured in the MAC: VLAN tagging, layer 2 priority encoding, link aggregation, and full-duplex flow control. The device provides both PCI v2.2, 32/64-bit, 33/66-MHz and PCI-X v1.0, 133-MHz, host interfaces. The BCM5700 includes a 96 KB on-chip buffer memory for stand-alone operation, and Broadcom(R), the pulse logo and Connecting everything(R) are trademarks of Broadcom Corporation and/or its subsidiaries in the United States and certain other countries. All other trademarks are the property of their respective owners. optionally supports up to 16 MB of external memory. Dual onchip high-performance processors enable many custom frame processing features, including TCP segmentation. Target Applications of the BCM5700 Network Interface Card (NIC) designs Single Port 10/100/1000 BASE_T 1000 BASE_SX 1000 BASE_LX PCI 2.2 Adapters PCI-X v1.0 Adapters PCI 2.2 Adapters PCI-X v1.0 Adapters PCI 2.2 Adapters PCI-X v1.0 Adapters PCI 2.2 Adapters PCI-X v1.0 Adapters LAN on Motherboard (LOM) designs Single Port 10/100/1000 BASE_T 10/100/1000 BASE_T PCI 2.2 LOM PCI-X v1.0 LOM PCI 2.2 LOM PCI-X v1.0 LOM Dual Port Dual Port 10/100/1000 BASE_T BCM5700 Operating System * Microsoft(R) Windows(R) NT(R) 4.0 * Microsoft Windows 2000 * LinuxTM 2.2 * NetWare(R) 4.11, 4.2 and 5.x * Novell(R) (R) BROADCOM CORPORATION 16215 Alton Parkway, P.O. Box 57013 Irvine, California 92619-7013 (c) 2003 by BROADCOM CORPORATION. All rights reserved. 5700-PB06-R 06.25.03 Phone: 949-450-8700 FAX: 949-450-8710 Email: info@broadcom.com Web: www.broadcom.com |
Price & Availability of BCM5700
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |